

2006 APPLIED RECONFIGURABLE COMPUTING WORKSHOP			
WEDNESDAY MARCH 1, 2006			
APPLICATIONS		SESSION CHAIR : K. BERTELS	
09:30	George Constantinides (invited talk)	Imperial College, UK	Efficient and Automated Fixed-Point Implementation
10:20	Andre Guntoro ^o , Peter Zipf ^o , Oliver Sofke ^o , Harald Klingbeil ^o , Martin Kumm ^o , Manfred Glesner ^o	^o Institute of Microelectronics Systems, Darmstadt University of Technology, Germany; ^o Gesellschaft für Schwerionenforschung mbH, Darmstadt, Germany	Implementation of Realtime and Highspeed Phase Detector on FPGA
10:45	Gerd Van den Branden ^o , Geert Braeckman ^o , Abdellah Touhafi ^o , Erik Dirckx ^o	^o Erasmushogeschool Brussel, Dept. IWT, Brussel, Belgium; ^o Vrije Universiteit Brussel (VUB), Brussels, Belgium	Case Study: Implementation of a Virtual Instrument on a Dynamically Reconfigurable Platform
11:00	Rodrigo Piedade, Leonel Sousa	Electrical and Computer Eng. Dept., IST/INESC – ID, Portugal	Configurable Embedded Core for Controlling Electro-Mechanical Systems
11:15 BREAK		POSTER	
11:35 POWER		SESSION CHAIR : GEORGE CONSTANTINIDES	
11:35	K. Heyrman ^o , A. Papanikolaou ^o , F. Catthoor ^o , P. Veelaert ^o , K. Debosschere ^o , W. Philips ^o	^o Hogeschool Gent, Belgium; ^o IMEC, Belgium; ^o IMEC and Katholieke Universiteit Leuven, Belgium; ^o ELIS, Ghent University, Belgium; ^o TELIN, Ghent University, Belgium	Energy Consumption for Transport of Control Information on a Segmented Software-Controlled Communication Architecture
11:50	H. Joshi ^o , S.S. Verma ^o , G. K. Sharma ^o	^o M.L.V. Textile and Engineering College, Bhilwara, India; ^o Flextronics Software Systems, Gurgaon India; ^o ABV-Indian Institute of Information Technology and Management, Gwalior, India	Quality Driven Dynamic Low Power Reconfiguration of Handhelds
12:05	K. Siozios, S. Mamagkakakis, D. Soudris, A. Thanailakis	VLSI Design and Testing Center, Dept. of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece	Designing Heterogeneous FPGAs with Multiple SBs
12:20 LUNCH			
13:40 IMAGE PROCESSING		SESSION CHAIR : JOAO CARDOSO	
13:40	Javier Diaz ^o , Eduardo Ros ^o , Sonia Mota ^o , Rafael Rodriguez-Gomez ^o	^o Dep. Arquitectura y Tecnologia de Computadoras, Universidad de Granada, Spain; ^o Dep. Informática y Análisis Numérico, Universidad de Córdoba, Spain	Hightly Parallelized Architecture for Image Motion Estimation
14:05	Niklas Lepistö, Benny Thörnberg, Mattias O'Nils	Mid Sweden University – Dept. Information Technology and Media, Sweden	Design Exploration of a Video Pre-Processor for an FPGA based SoC
14:20	Sunil Shukla ^o , Neil Bergmann ^o , Jürgen Becker ^o	^o ITEE University of Queensland - Brisbane QLD, Australia; ^o ITIV, Universität Karlsruhe, Germany	QUKU: A Fast Run Time Reconfigurable Platform for Image Edge Detection
14:35	Kevin Dale ^o , Jeremy Sheaffer ^o , Vinu Kumar ^o , David Luebke ^o , Greg Humphreys ^o , Kevin Skadron ^o	^o Dept. of Computer Science, ^o Dept. of Electrical and Computer Engineering, University of Virginia, USA	Applications of Small-Scale Reconfigurability to Graphics Processors
15:00	Vanderlei Bonato, José de Hollanda, Eduardo Marques	Institute of Mathematics and Computing Sciences, University of Sao Paulo, Brazil	An Embedded Multi-Camera System for Simultaneous Localization and Mapping
15:15	Vu Manh Tuan, Y. Hasegawa, N. Katsura, H. Amano	Graduate school of Science and Techn., Keio University – Tokyo, Japan	Performance/Cost trade-off evaluation for the DCT implementation on the Dynamically Reconfigurable Processor
15:30 BREAK		POSTER	
15:50	Francisco Fons ^o , Mariano Fons ^o , Enrique Cantó ^o , Mariano López ^o	^o Dep. D'Enginyeria Electrònica, Elèctrica I Automàtica, Universitat Rovira i Virgili ETSE, Tarragona, Spain; ^o Dep.d'Enginyeria Electrònica, Universitat Politècnica de Catalunya, EPSEVG, Spain	Trigonometric Computing Embedded in a Dynamically Reconfigurable CORDIC System-on-Chip
16:05	Slawomir Cichón, Marek Gorgoń, Mirosław Pac	AGH University of Science and Technology, Biocybernetic Lab, Dept. of Automatics, Kraków, Poland	Handel-c design enhancement for FPGA- based DV Decoder

16:20	Alex Ngouanga ^o , Andre Borin Suarez ² , Gilles Sassatelli ^o , Lionel Torres ^o	^o Université Montpellier II-LIRMM, France; ² Universidade Federal do Rio Grande do Sul (UFRGS), Brazil	Run-time resources management on coarse grained, packet switching reconfigurable architectures: a case study through aPACHES platform
16:45	Young-Ho Seo ^o , Dong-Wook Kim ²	^o Dept. of Information and Communication Eng., Hansung University, Seoul, Korea; ² Dept. Of Electronic Materials Engineering, Kwangwoon University, Seoul, Korea	A New VLSI Architecture of Lifting-based DWT
17:00 BREAK			
POSTER			
17:15 ORGANISATION AND ARCHITECTURE		SESSION CHAIR : MLADEN BEREKOVIC	
17:25	Hui Qin ^o , Tsutomu Sasao ^o , Jon. Butler ²	^o Dept. of Computer Science and Electronics, Kyushu Institute of Technology, Japan; ² Dept. Of Electrical and Computer Engineering, Naval Postgraduate School, Monterey, CA, USA	Implementation of LPM Address Generator on FPGAs
17:50	Rainer Scholz, Klaus Buchenrieder	Universität der Bundeswehr München, Germany	Self Reconfiguring EPIC Soft Core Processors
18:05	S. Román, J. Septién, H. Mecha, D. Mozos	Dep. de Arquitectura de Computadores y Automática, Universidad Complutense, Madrid, Spain	Constant complexity management of 2D HW multitasking in Run-Time Reconfigurable FPGAs
18:20 RECEPTION AT THE COMPUTER ENGINEERING LAB (1st floor)			
PANEL DISCUSSION			
THURSDAY MARCH 1, 2006			
ORGANISATION AND ARCHITECTURE		SESSION CHAIR : MLADEN BEREKOVIC	
09:00	Stamatis Vassiliadis (invited talk)	Delft University of Technology, the Netherlands	Polymorphic Instruction Set Computers
09:40	Mário Véstias ^o , Horácio C. Neto ²	^o ISEL/INESC-ID; Portugal; ² INESC-ID, Portugal	Area/Performance Improvement of NoC Architectures
09:55	Kwang-sup So, Jinsang Kim, Won-Kyung Cho, Young-Soo Kim, Doug Young Suh	School of Electronics and Information - Kyung Hee University; Korea	Implementation of Inner Product Architecture for Increased Flexibility in Bitwidths of Input Array
10:10	Su Shin Ang ^o , George Constandinides ^o , Peter Cheung ^o , Wayne Luk ²	^o Dept. of Electrical and Electronics Engineering, Imperial College, London; ² Dept. Of Computing , Imperial College, London	A Flexible Multi-Port Caching Scheme for Reconfigurable Platforms
10:35	Nikos Vassiliadis, George Theodoridis, Spiridon Nikolaidis	Section of Electronics and Computers, Physics Department - Aristotle University of Thessaloniki; Greece	Enhancing a Reconfigurable Instruction Set Processor with Partial Predication and Virtual Opcode Support
11:00 BREAK			
POSTER			
11:20	D. Benitez ^o , J.C. Moure ² , D.I. Rexachs ² , E. Luque ²	^o IUSIANI and DIS Dept. University of Las Palmas G.C., Las Palmas, Spain; ² Computer Architecture and Operating System Dept. Universitat Autònoma Barcelona, Spain	A Reconfigurable Data Cache for Adaptive Processors
11:45	Daniel Poznanovic	SRC Computers Inc., Colorado Springs, CO, USA	The emergence of non-von neumann processors
12:10	Marcelo Götz, Florian Dittmann	Heinz Nixdorf Institute - University of Paderbronn, Germany	Scheduling Reconfiguration Activities of Run-time Reconfigurable RTOS Using an Aperiodic Task Server
12:25	Manuel Gericota ^o , Gustavo Alves ^o , Luis Lemos ^o , José Ferreira ²	^o Dept. of Electrical Engineering -ISEP, Porto Portugal; ² Dept. of Electrical and Computer Eng. - FEUP, Porto, Portugal	A New Approach to Assess Defragmentation Strategies in Dynamically Reconfigurable FPGAs
12:40	Minoru Watanabe, Fuminori Kobayashi	Dept.of Systems Innovation and Informatics, Kyushu Institute of Technology, Japan	:A 1,632 gate-count zero-overhead Dynamic Optically Reconfigurable Gate Array VLSI

12:55 LUNCH			
14:15 NETWORK AND TELECOMMUNICATION		SESSION CHAIR : LUIGI CARRO	
14:15	Sanjay P Singh, S. Bhoj, D. Balasubramanian, T. Nagda, D. Bhatia, P. Balsara	Center for Integrated Circuits and Systems; University of Texas, USA	Generic Network Interface for Plug and Play NoC based Architecture
14:40	Nikolay Kavaldjiev, Gerard Smit, Pascal Wolkotte, P. Jansen	Faculty of Electrical Engineering, Mathematics and Computer Science, University of Twente, the Netherlands	Providing QoS Guarantees in a NoC by Virtual Channel Reservation
15:05	Milan Tichy ^a , Jan Schier ^a , David Gregg ^a	^a University of Dublin, Trinity College, Dept. of Computer Science, Dublin, Ireland; ^b Institute of Information Theory and Automation, Academy of Sciences of the Czech Rep., Czech Republic	Efficient Floating-Point Implementation of High-Order (N)LMS Adaptive Filters in FPGA
15:20	HongzhiWang, Pierre Leray, Jacques Palicot	IETR/ Supelec – Campus de Rennes, France	A reconfigurable architecture for MIMO Square Root Decoder
15:35 BREAK		POSTER	
15:55 SECURITY		SESSION CHAIR : WALID NAJJAR	
15:55	Nele Mentens, L. Batina, B. Preneel, I. Verbauwhede	Katholieke Universiteit Leuven, ESAT/SCD-COSIC; Belgium	Time-memory trade-off attack on FPGA platforms: UNIX password cracking
16:20	F.-X. Standaert, F. Mace, E. Peeters, J.-J. Quisquater	UCL Crypto Group; Belgium	Updates on the Security of FPGAs against Power Analysis Attacks
16:45	K. Sakiyama, N. Mentens, L. Batina, B. Preneel, I. Verbauwhede	Katholieke Universiteit Leuven, ESAT/COSIC; Belgium	Reconfigurable Modular Arithmetic Logic Unit for High-performance Public-key Cryptosystems
17:10	Maurice Keller, Tim Kerins, Francis Crowe, William Marnane	Dept. of Electrical and Electronic Engineering, University College Cork; Ireland	FPGA Implementation of a GF(2 ^m) Tate Pairing Architecture
17:35	Guerric Meurice de Dormale, Jean-Jacques Quisquater	Université Catholique de Louvain, UCL, Crypto Group, DICE; Belgium	Iterative Modular Division over GF(2 ^m): Novel Algorithm and Implementations on FPGA
18:00	David Rodríguez, Juan M. Sánchez, Arturo Durán	Area de Arquitectura y Tecnología de los Computadores Escuela Politécnica, Universidad de Extremadura; Spain	Mobile Fingerprint Identification using a Hardware Accelerated Biometric Service Provider
18:15	S. Yusuf, W. Luk, M. Szeto, W. Osborne	Dept. of Computing, Imperial College London, UK	UNITE: uniform hardware-based network intrusion detection engine
18:40 CONFERENCE DINNER			

FRIDAY MARCH 3, 2006			
TOOLS		SESSION CHAIR : GEORGI KUZMANOV	
09:30	Betul Buyukkurt, Zhi Guo, Walid Najjar	Dept. of Computer Science and Engineering, University of California-Riverside, USA	Impact of Loop Unrolling on Area, Throughput and Clock Frequency in ROCCC: C to VHDL Compiler for FPGAs
09:55	Dinesh Suresh, Zhi Guo*, Betul Buyukkurt, Walid Najjar	Dept. of Computer Science and Engineering; *Dept. of Electrical Engineering, University of California-Riverside, USA	Automatic compilation framework for Bloom filter based intrusion detection
10:10	Jie Guo ^o , Gleb Belov ² , Gerhard Fettweis ^o	^o Vodafone Chair Mobile Communication Systems – TU Dresden, Germany; ² Fak. Mathematics and Natural Sciences, T.U. Dresden, Germany	A Basic Data Routing Model for a Coarse-grain Reconfigurable Hardware
10:25	B. De Sutter ^o , B. Mei ^o , A. Bartic ^o , T. Vander Aa ^o , M. Berekovic ^o , J-Y Mignolet ^o , K. Croes ^o , P. Coene ^o , M. Cupac ^o , A. Couvreur ^o , A. Folens ^o , S. Dupont ^o , B. Van Thienen ^o , A. Kanstein ^o , H-S. Kim ^o , S.J. Kim ^o	^o IMEC, Belgium; ² Freescale Semiconducteurs France SAS, France; ^o Samsung Advanced Inst. of Techn.	Hardware and tool chain implementation for a coarse-grained reconfigurable architecture
10:40	Jack Whitham, Neil Audsley	Dept. of Computer Science, University of York, York, UK	Integrating Custom Instruction Specifications into C Development Processes
11:05 BREAK			
11:25	Jens Braunes, Rainer G. Spallek	Institute of Computer Engineering, Technische Universität Dresden, Germany	A Compiler-Oriented Architecture Description for Reconfigurable Systems
11:40	Antonio Beck, Victor Gomes, Luigi Carro	Instituto de Informática – Universidade Federal do Rio Grande do Sul, Brazil	Dynamic Instruction Merging and a Reconfigurable Array: Dataflow Execution with Software Compatibility
11:55	Jae-Jin Lee, Gi-Yong Song	School of Electrical and Computer Eng., Chungbuk National University, Korea	High-Level Synthesis Using SPARK and Systolic Array
12:10	Jae-Jin Lee, Gi-Yong Song	School of Electrical and Computer Eng., Chungbuk National University, Korea	Super Semi-Systolic Array-based Application-Specific PLD Architecture
12:25 CLOSING		STAMATIS VASSILIADIS	
P O S T E R S	J. Gonzalez-Gomez, I. Gonzales, F. Gomez-Arribas, E. Boemo	Universidad Autonoma de Madrid, Spain	Evaluation of a locomotion algorithm for worm-like robots on FPGA-embedded processors
	Ignacio Bravo, Pedro Jimenez, Manuel Mazo, Jose Luis Lazaro	Electronics dept. University of Alcalá, Spain	Architecture based on FPGA's for real-time image processing
	Yeong-Jae Oh, Hanho Lee, Chong-Ho Lee	School of Information and Communication Engineering, Inha University, Korea	Dynamic Partial Reconfigurable FIR Filter Design
	Rodrigo Agis, Javier Diaz, Eduardo Ros, Richard Carrillo, Eva Or	University of Granada, Spain	Event-driven simulation engine for spiking neural networks on a chip
	Eva Ortigosa, A. Canas, R. Rodriguez, J. Diaz, S. Mota	University of Granada, Spain	Towards an optimal implementation of MLP in FPGA
	E. Ros, J. Diaz, F. Vargas-Martin, M.D. Pelaez-Coca	University of Granada, Spain	Real time image processing on a portable aid device for low vision patients.
	S. Mota, E. Ros, J. Diaz, F. de Toro	University of Cordoba, University of Granada, Spain	General purpose real-time image segmentation system
	Joon ho park, Bang-Hyun Sung, Seok-Yoon Kim	Soongsil University, Korea	An Efficient Estimation Method of Dynamic Power Dissipation on VLSI Interconnects